FORM PTO-1449 LIST OF PATENTS AND PUBLICATIONS FOR					ATTY. DOCKET NO. 200208596-1		0 635 283	CONFIRMATI	ON NO.
		F PATENTS AND F CANT'S INFORMAT			APPLICANT				
		STAT	EMENT		Tyson R. McGuffi		_		
	(Use several sheets	if necessary)		, iend oare		GROUP	85	
REFERE	NCE	DESIGNATION	U.S. PA	ATEN	T DOCUMENTS		<u> </u>		_
EXAMINE		DOCUMENT NUMBER	PUBLICATION DATE		NAME		Pages, Columns Relevant Passages of	, Lines Where or Figures Appea	ir
BO	1A	5,880,967	03/09/1999	Jyu	ı, et al.				
125	1B	5,949,723	09/07/1999	Cle	men, et al.				_
35	10	6,097,207	08/01/2000	Ber	nstein, et al.				_
135	10	6,209,122 B1	03/27/2001	Jyu	ı, et al.				_
_ Bo	1E	6,339,835 B1	01/15/2002	Rec	idy, et al.				-
130	1F	6,513,145 B1	01/28/2003	Ver	nkitakrishnan				_
135	1G	6,518,796 B1	02/11/2003	Sta	n, et al.				-
	īΗ								-
	11			T-			····		-
	11								-
	1K					7			_
		DOCUMENT	FOR PUBLICATION		PATENT DOCUME	T		Where	Check If
<u> </u>	<u> </u>	DOCUMENT NUMBER	DATE		OR APPLICANT	Pages/Columns/Lines Where Relevant Passages/Figures Appear			ranslation ttached
	1L					↓			
	1M			_		 			
	1N								
	10					\vdash			
	1P		<u> </u>			_			
		OTHER REFI	ERENCES (includin	g Aut	hor, Title, Date, Pe	ertine	ent Pages, etc.)	~	
Bo	10	Paul Wiley, et July 1998, pp	at., * Building Robus 1-8.	t, Relia	able Nanometer ICs*,	EEde	esign An EE Times	Community,	· ,
Ro	1R	Synopsys Prod www.synopsy	fucts & Solutions, " f s.com/products/anal	PathMi lysis/p	ill: Transistor-Level S athmill_ds.html, Mard	Static ch 8,	Timing Analysis', 2000, pp. 1-3.		_
155	1s	Synopsys Path idec.kaist.ac.k	MillDatasheet, * Pa r/CA D/epic/pathmill.	thMill html, \$	DataSheet; Critical P Synopsys, Inc. Octob	Path a per 13	and Static timing A 3, 1997, pp. 1-4.	nalysis' ,	
EXAMIN		7/79/0.	hef		DATE CONSIDERE	0			_

LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary) REFERENCE DESIGNATION U.S. PATENT DOCUMENTS EXAMINER DOCUMENT PUBLICATION NAME Relevant Passages or figures Appear INTIAL IA IB IC ID ID IE IF IG IN IN IN IN IN IN IN IN IN						ATTY. DOCKET NO.		APPLICATION NO. CONFIRM	ATION N	
APPLICANT (Use several sheets if necessary) REFERENCE DESIGNATION U.S. PATENT DOCUMENTS EXAMINER DOCUMENT PUBLICATION NAME Relevant Passages or Figures Appear INTIME PORTING DATE REPRENCE DESIGNATION I.S. PATENT DOCUMENTS Pages, Columns, Lines Where Relevant Passages or Figures Appear NAME PORTING DATE REPRENCE OF RELEVANT Passages or Figures Appear Relevant Passages or Figures Appear PORTING DATE PORTING DATE PORTING DATE PAGE. Columns, Lines Where Relevant Passages or Figures Appear REPUTATION PAGE OF PATENTE PAGE OF PATENTE Relevant Passages or Figures Appear PORTING DATE PORTING DATE PORTING DATE PORTING DATE PORTING DATE PAGE. Columns, Lines Where Relevant Passages or Figures Appear PORTING DATE PORTING DATE PAGE. Columns, Lines Where Relevant Passages or Figures Appear PORTING DATE PAGE. Columns, Lines Where Pages, Columns, Lines Where Chief Translation ARCHITECTURE OF TRANSLATION PAGE OF PATENTEE Relevant Passages or Figures Appear PORTING DATE PAGE. Columns, Lines Where Relevant Passages or Figures Appear PORTING DATE PAGE. Columns, Lines Where Relevant Passages or Figures Appear PORTING DATE PAGE. Columns, Lines Where Relevant Passages or Figures Appear PORTING DATE PAGE. Columns, Lines Where Relevant Passages or Figures Appear PORTING DATE PAGE. Columns, Lines Where Relevant Passages or Figures Appear PORTING DATE PAGE. Columns, Lines Where Relevant Passages or Figures Appear PORTING DATE PAGE. Columns, Lines Where Relevant Passages or Figures Appear PORTING DATE PAGE. Columns, Lines Where Pages, Columns, Lines Whe	APPLICANT'S INFORMATION DISCLOSURE					200310257-1				
Thomas W. Chen TRING DATE REFERENCE DESIGNATION U.S. PATENT DOCUMENTS REFAMINER DOCUMENT NAME Pages, Columns, Lines Where Relevant Passages or Figures Appear NAME Pages, Columns, Lines Where Relevant Passages or Figures Appear NAME Pages, Columns, Lines Where Relevant Passages or Figures Appear NAME Pages, Columns, Lines Where Relevant Passages or Figures Appear NAME POREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS PAGES, Columns, Lines Where Relevant Passages or Figures Appear NAME POREIGN PATENT DOCUMENTS PAGES, Columns, Lines Where Relevant Passages, Figures Appear Translation AUXILIARY NUMBER PAGES, Columns, Lines Where Relevant Passages, Figures Appear Translation AUXILIARY TOTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.) OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.) OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.) IV Synopsis Products & Solutions, "AMPS Datasheet Intelligent Design Optimization", www.synopsys.com/products/Analysis/Amps, ds.html, Synopsys, Inc. November 29, 1999, pp. 1-3 IR Tanay Karnik, et al., "Total Power Optimization By Simultaneous Dual-Vt Allocation and Device Sizing in High Performance Microprocessors", ACM, June 2002 DATE CONSIDERED 11 2-7 6 \$										
REFERENCE DESIGNATION U.S. PATENT DOCUMENTS PAGES, Columns, Lines Where Relevant Passages or Figures Appear IA IB IB IC IO IO IIE IF IG IG III III III III I										
EXAMINER NUMBER PUBLICATION DATE NAME Relevant Passages or Figures Appear Relevant Passages or Figures Appear Relevant Passages or Figures Appear NAME 1A		(L	Jse several sheets i	necessary)		FILING DATE		GROUP 0825		
INITIAL NUMBER DATE NAME Relevant Passages or Figures Appear 1A	REFERE	NCE	DESIGNATION	U.S. P	ATEN	DOCUMENTS				
IA IB IC ID IE IF IG IH II II IJ IK FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS FOREIGN PATENTE Pages Columns Lines Where Relevant Passages Figures Appear Translation of APPLICANT IL IM IN IN IO OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.) OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.) IS Synopsis Products & Solutions, "AMPS Datasheet Intelligent Design Optimization", www.synopsys.com/products/analysis/amps_ds.html, Synopsys, inc. November 29, 1999, pp. 1-3 IR Tanay Karnik, et al., "Total Power Optimization By Simultaneous Dual-Vt Allocation and Device Sizing in High Performance Microprocessors", ACM, June 2002 IS Michel Crote, Philippe Hurat, "Better Cells for Better Designs Power and Performance Optimization of Cell-Based Designs with Transistor-level Cell Sizing, Chapter 9, pp. 1-16					1	NAME		Pages, Columns, Lines Where Relevant Passages or Figures Appear		
10 10 16 17 16 18 19 19 19 19 19 19 19		1,			-					
TO Synopsis Products & Solutions, "AMPS Datasheet Intelligent Design Optimization" www.synopsys.com/products/analysis/amps_ds.html, Synopsys, inc. November 29, 1999, pp. 1-3 IR Tanay Karnik, et al., "Total Power Optimization By Simultaneous Dual-Vt Allocation and Device Sizing in High Performance Microprocessors", ACM, June 2002 EXAMINER DATE CONSIDERED 11 2 17 8 \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$		+			-					
TOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS DOCUMENT PUBLICATION NAME OF PATENTEE Pages Columns Lines Where Translation Stracked NUMBER DATE OR APPLICANT Relevant Passages Figures Appear Translation Stracked Number Numb		┵			+-					
TOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS POSITION NAME OF PATENTEE Pages Columns / Lines Where Relevant Passages / Figures Appear attached II. 10 1N 1N 1N 1N 10 10 1P OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.) OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.) IQ Synopsis Products & Solutions, "AMPS Datasheet Intelligent Design Optimization", www.synopsys.com/products/analysis/amps_ds.html, Synopsys, Inc. November 29, 1999, pp. 1-3 IR Tanay Karnik, et al., "Total Power Optimization By Simultaneous Dual-Vt Allocation and Device Sizing in High Performance Microprocessors", ACM, June 2002 IS Michel Crote, Philippe Hurst, "Better Cells for Better Designs Power and Performance Optimization of Cell-Based Designs with Transistor-level Cell Sizing, Chapter 9, pp. 1-16 EXAMINER DATE CONSIDERED 11 2.7 8 \$		+			-					
FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS DOCUMENT PUBLICATION NAME OF PATENTEE Pages Columns Alines Where Relevant Passages Figures Appear attached 1L 1M 1N 10 10 1P OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.) FOREIGN PATENTE Pages Columns Alines Where Relevant Passages Figures Appear attached Uneck if Translation attached Translation attached OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.) OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.) IN 10 10 10 11 12 13 14 15 16 17 18 18 18 18 18 18 18 19 19 19 19 19 19 19 19 10 10 10 10 10 10 10 10 10 10 10 10 10		1-1			\bot					
FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS DOCUMENT PUBLICATION NAME OF PATENTEE Pages, Columns, Lines Where Check, it Translation attached		1								
TOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS DOCUMENT PUBLICATION NAME OF PATENTEE Pages, Columns, Lines Where Relevant Passages, Figures Appear Translation attached 1L 1M 1N 10 1P OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.) Synopsis Products & Solutions, 'AMPS Datasheet Intelligent Design Optimization', www.synopsys.com/products/analysis/amps_ds.html, Synopsys, Inc. November 29, 1999, pp. 1-3 1R Tanay Karnik, et al., 'Total Power Optimization By Simultaneous Dual-Vt Allocation and Device Sizing in High Performance Microprocessors', ACM, June 2002 1S Michel Crote, Philippe Hurat, 'Better Cells for Better Designs Power and Performance Optimization of Cell-Based Designs with Transistor-level Cell Sizing, Chapter 9, pp. 1-16 EXAMINER DATE CONSIDERED 11 2-7 8 \$		11			\Rightarrow					
FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS DOCUMENT PUBLICATION NAME OF PATENTEE Pages-Columns-Lines Where Relevant Passages-Figures Appear Translation attached 1L 1M 1N 10 10 1P OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.) Synopsis Products & Solutions, "AMPS Datasheet Intelligent Design Optimization", www.synopsys.com/products/analysis/amps_ds.html, Synopsys, Inc. November 29, 1999, pp. 1-3 1R Tanay Kamik, et al., "Total Power Optimization By Simultaneous Dual-Vt Allocation and Device Sizing in High Performance Microprocessors", ACM, June 2002 IS Michel Crote, Philippe Hurat, "Better Cells for Better Designs Power and Performance Optimization of Cell-Based Designs with Transistor-level Cell Sizing, Chapter 9, pp. 1-16 DATE CONSIDERED 11 / 27 / 8 C		+		 .						
FOREIGN PATENT DOCUMENTS FOREIGN PATENT DOCUMENTS DOCUMENT PUBLICATION NAME OF PATENTEE Pages.Columns.Lines Where Relevant Passages.Figures Appear Translation attached 1L 1M 1N 10 1P OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.) Synopsis Products & Solutions, 'AMPS Datasheet Intelligent Design Optimization', www.synopsys.com/products/analysis/amps_ds.html, Synopsys, Inc. November 29, 1999, pp. 1-3 1R Tanay Karnik, et al., 'Total Power Optimization By Simultaneous Dual-Vt Allocation and Device Sizing in High Performance Microprocessors', ACM, June 2002 IS Michel Crote, Philippe Hurat, 'Better Cells for Better Designs Power and Performance Optimization of Cell-Based Designs with Transistor-level Cell Sizing, Chapter 9, pp. 1-16 DATE CONSIDERED 11 / 27 / 8 C		₽								
FOREIGN PATENT DOCUMENTS DOCUMENT PUBLICATION NAME OF PATENTEE Pages/Columns/Lines Where Relevant Passages/Figures Appear It		11	_				7			
FOREIGN PATENT DOCUMENTS DOCUMENT PUBLICATION NAME OF PATENTEE Pages, Columns, Lines Where Translation attached		17				_				
DOCUMENT NUMBER PUBLICATION NAME OF PATENTEE OR APPLICANT Relevant Passages/Figures Appear Translation attached 1L 1M 1N 10 1P OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.) Synopsis Products & Solutions, *AMPS Datasheet Intelligent Design Optimization*, www.synopsys.com/products/analysis/amps_ds.html, Synopsys, Inc. November 29, 1999, pp. 1-3 1R Tanay Karnik, et al., *Total Power Optimization By Simultaneous Dual-Vt Allocation and Device Sizing in High Performance Microprocessors*, ACM, June 2002 1S Michel Crote, Philippe Hurat, *Better Cells for Better Designs Power and Performance Optimization of Cell-Based Designs with Transistor-level Cell Sizing, Chapter 9, pp. 1-16 EXAMINER DATE CONSIDERED 11 / 27 / 8 \$\frac{1}{2}\$	_	1K								
OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.) OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.) Synopsis Products & Solutions, 'AMPS Datasheet Intelligent Design Optimization', www.synopsys.com/products/analysis/amps_ds.html, Synopsys, Inc. November 29, 1999, pp. 1-3 IR Tanay Karnik, et al., 'Total Power Optimization By Simultaneous Dual-Vt Allocation and Device Sizing in High Performance Microprocessors', ACM, June 2002 IS Michel Crote, Philippe Hurat, 'Better Cells for Better Designs Power and Performance Optimization of Cell-Based Designs with Transistor-level Cell Sizing, Chapter 9, pp. 1-16 EXAMINER DATE CONSIDERED 11 21 4 5				PUBLICATION	NA	ME OF PATENTEE	T 	Pages/Columns/Lines Where	Translatio	
OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.) Synopsis Products & Solutions, "AMPS Datasheet Intelligent Design Optimization", www.synopsys.com/products/analysis/amps_ds.html, Synopsys, Inc. November 29, 1999, pp. 1-3 IR Tanay Karnik, et al., "Total Power Optimization By Simultaneous Dual-Vt Allocation and Device Sizing in High Performance Microprocessors", ACM, June 2002 Michel Crote, Philippe Hurat, "Better Cells for Better Designs Power and Performance Optimization of Cell-Based Designs with Transistor-level Cell Sizing, Chapter 9, pp. 1-16 EXAMINER DATE CONSIDERED 11 27 6 5		1			-	<u> </u>	-	·····		
OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.) Synopsis Products & Solutions, "AMPS Datasheet Intelligent Design Optimization", www.synopsys.com/products/analysis/amps_ds.html, Synopsys, Inc. November 29, 1999, pp. 1-3 IR Tanay Karnik, et al., "Total Power Optimization By Simultaneous Dual-Vt Allocation and Device Sizing in High Performance Microprocessors", ACM, June 2002 IS Michel Crote, Philippe Hurat, "Better Cells for Better Designs Power and Performance Optimization of Cell-Based Designs with Transistor-level Cell Sizing, Chapter 9, pp. 1-16 EXAMINER DATE CONSIDERED 11 / 27 / 8 5		\vdash			<u> </u>					
OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.) Synopsis Products & Solutions, "AMPS Datasheet Intelligent Design Optimization", www.synopsys.com/products/analysis/amps_ds.html, Synopsys, Inc. November 29, 1999, pp. 1-3 IR Tanay Karnik, et al., "Total Power Optimization By Simultaneous Dual-Vt Allocation and Device Sizing in High Performance Microprocessors", ACM, June 2002 IS Michel Crote, Philippe Hurat, "Better Cells for Better Designs Power and Performance Optimization of Cell-Based Designs with Transistor-level Cell Sizing, Chapter 9, pp. 1-16 EXAMINER DATE CONSIDERED 11 27 1 5 5		\vdash					<u> </u>			
OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.) Synopsis Products & Solutions, "AMPS Datasheet Intelligent Design Optimization", www.synopsys.com/products/analysis/amps_ds.html, Synopsys, Inc. November 29, 1999, pp. 1-3 IR Tanay Karnik, et al., "Total Power Optimization By Simultaneous Dual-Vt Allocation and Device Sizing in High Performance Microprocessors", ACM, June 2002 Michel Crote, Philippe Hurat, "Better Cells for Better Designs Power and Performance Optimization of Cell-Based Designs with Transistor-level Cell Sizing, Chapter 9, pp. 1-16 EXAMINER DATE CONSIDERED 11 / 27 / 8 \$\frac{1}{2}\$		} 					*			
Synopsis Products & Solutions, "AMPS Datasheet Intelligent Design Optimization", www.synopsys.com/products/analysis/amps_ds.html, Synopsys, Inc. November 29, 1999, pp. 1-3 IR Tanay Karnik, et al., "Total Power Optimization By Simultaneous Dual-Vt Allocation and Device Sizing in High Performance Microprocessors", ACM, June 2002 IS Michel Crote, Philippe Hurat, "Better Cells for Better Designs Power and Performance Optimization of Cell-Based Designs with Transistor-level Cell Sizing, Chapter 9, pp. 1-16 EXAMINER DATE CONSIDERED 11 / 27 / 8 5		1P							<u> </u>	
Synopsis Products & Solutions, *AMPS Datasheet Intelligent Design Optimization*, www.synopsys.com/products/analysis/amps_ds.html, Synopsys, Inc. November 29, 1999, pp. 1-3 IR Tanay Karnik, et al., *Total Power Optimization By Simultaneous Dual-Vt Allocation and Device Sizing in High Performance Microprocessors*, ACM, June 2002 IS Michel Crote, Philippe Hurat, *Better Cells for Better Designs Power and Performance Optimization of Cell-Based Designs with Transistor-level Cell Sizing, Chapter 9, pp. 1-16 EXAMINER DATE CONSIDERED 11 / 27 / 8 5			OTHER REFE	RENCES (includin	ng Aut	hor, Title, Date, Po	ertine	ent Pages, etc.)		
1S Michel Crote, Philippe Hurat, *Better Cells for Better Designs Power and Performance Optimization of Cell-Based Designs with Transistor-level Cell Sizing, Chapter 9, pp. 1-16 EXAMINER DATE CONSIDERED 11 / 27 / 8 5	PS	10	Synopsis Produ	cts & Solutions, * A .com/products/ana	AMPS (Datasheet Intelligent mps_ds.html, Synop	Design	gn Optimization", nc. November 29, 1999, pp.	1-3	
of Cell-Based Designs with Transistor-level Cell Sizing, Chapter 9, pp. 1-16 EXAMINER DATE CONSIDERED 11 27 8 5	Ro	1R	Tanay Karnik, et al., "Total Power Optimization By Simultaneous Dual-Vt Allocation and Device Sizing in High Performance Microprocessors", ACM, June 2002							
Mahles 11/21/05	B	18	Michel Crote, P of Cell-Based D	hilippe Hurat, * Bett esigns with Transis	ter Cell stor-lev	s for Better Designs el Cell Sizing, Chapt	Poweter 9,	er and Performance Optimizat pp. 1-16	tion	
Bahles 11/21/05	EXAMINER			_	DATE CONSIDERE	ED	 			
			Boch	les						